“A Comparative Analysis Report on Modified Reversible Sequential Circuits Realized with Improved Quantum Cost”Gopi Chand Naguboina, T. Sravya i – manager’s Journal on Circuits and Systems, Year 2019
“Speed Enhancement of Modified Booth’s Encoding Algorithm using Verilog HDL” Gopi Chand Naguboina, T. Sravya i – manager’s Journal on Digital Signal Processing,, Year 2019
IFERP
IAENG
Vizag - Vizianagaram Road, Jonnada, Denkada Mandal, 535005.
©Lendi Institute of Engineering and Technology - Established 2008